



## Optimization of sparse matrix–vector multiplication on emerging multicore platforms

Samuel Williams<sup>a,b,\*</sup>, Leonid Oliker<sup>a</sup>, Richard Vuduc<sup>c</sup>, John Shalf<sup>a</sup>, Katherine Yelick<sup>a,b</sup>, James Demmel<sup>b</sup>

<sup>a</sup>CRD/NERSC, Lawrence Berkeley National Laboratory, One Cyclotron Rd., MS:50A-1148, Berkeley, CA 94720, USA

<sup>b</sup>Computer Science Division, University of California at Berkeley, Berkeley, CA 94720, USA

<sup>c</sup>College of Computing, Georgia Institute of Technology, Atlanta, GA 30332-0765, USA

### ARTICLE INFO

#### Article history:

Received 12 June 2008

Received in revised form 16 October 2008

Accepted 16 December 2008

Available online 25 December 2008

#### Keywords:

Multicore  
Sparse  
Performance  
Autotuning  
HPC  
Cell  
Niagara

### ABSTRACT

We are witnessing a dramatic change in computer architecture due to the multicore paradigm shift, as every electronic device from cell phones to supercomputers confronts parallelism of unprecedented scale. To fully unleash the potential of these systems, the HPC community must develop multicore specific-optimization methodologies for important scientific computations. In this work, we examine sparse matrix–vector multiply (SpMV) – one of the most heavily used kernels in scientific computing – across a broad spectrum of multicore designs. Our experimental platform includes the homogeneous AMD quad-core, AMD dual-core, and Intel quad-core designs, the heterogeneous STI Cell, as well as one of the first scientific studies of the highly multithreaded Sun Victoria Falls (a Niagara2 SMP). We present several optimization strategies especially effective for the multicore environment, and demonstrate significant performance improvements compared to existing state-of-the-art serial and parallel SpMV implementations. Additionally, we present key insights into the architectural trade-offs of leading multicore design strategies, in the context of demanding memory-bound numerical algorithms.

© 2008 Elsevier B.V. All rights reserved.

## 1. Introduction

Industry has moved to chip multiprocessor (CMP) system design in order to better manage trade-offs among performance, energy efficiency, and reliability [10,5]. However, the diversity of CMP solutions raises difficult questions about how different designs compare, for which applications each design is best-suited, and how to implement software to best utilize CMP resources.

In this paper, we consider these issues in the design and implementation of sparse matrix–vector multiply (SpMV) on several leading CMP systems. SpMV is a frequent bottleneck in scientific computing applications, and is notorious for sustaining low fractions of peak processor performance. We implement SpMV for one of the most diverse sets of CMP platforms studied in the existing HPC literature, including the homogeneous multicore designs of the dual-socket  $\times$  quad-core AMD Opteron 2356 (Barcelona), the dual-socket  $\times$  dual-core AMD Opteron 2214 (Santa Rosa) and the dual-socket  $\times$  quad-core Intel Xeon E5345 (Clovertown), the heterogeneous local-store based architecture of the dual-socket  $\times$  eight-SPE IBM QS20 Cell Blade, as well as one of the first scientific studies of the hardware-multithreaded dual-socket  $\times$  eight-core Sun UltraSparc T2+ T5140 (Victoria Falls) – essentially a dual-socket Niagara2. We show that our SpMV optimization strategies

\* Corresponding author. Address: Computer Science Division, University of California at Berkeley, Berkeley, CA 94720, USA. Tel.: +1 510 701 5799.  
E-mail addresses: [samw@cs.berkeley.edu](mailto:samw@cs.berkeley.edu), [swwilliams@lbl.gov](mailto:swwilliams@lbl.gov) (S. Williams).

– explicitly programmed and tuned for these multicore environments – attain significant performance improvements compared to existing state-of-the-art serial and parallel SpMV implementations [24]. This work is a substantial expansion of our previous work [30]. We include new optimizations, new architectures (Barcelona, Victoria Falls, and the Cell PPE) as well as the first 128 thread trials of PETSc/OSKI.


Additionally, we present key insights into the architectural trade-offs of leading multicore design strategies, and their implications for SpMV. For instance, we quantify the extent to which memory bandwidth may become a significant bottleneck as core counts increase. In doing so, we motivate several algorithmic memory bandwidth reduction techniques for SpMV. We also find that using multiple cores provides considerably higher speedups than single-core code and data structure transformations alone. This observation implies that – as core counts increase – CMP system design should emphasize bandwidth and latency tolerance over single-core performance. Finally, we show that, in spite of relatively slow double-precision arithmetic, the STI Cell still provides significant advantages in terms of absolute performance and power-efficiency, compared with the other multicore architectures in our test suite.

## 2. SpMV overview

SpMV dominates the performance of diverse applications in scientific and engineering computing, economic modeling and information retrieval; yet, conventional implementations have historically been relatively poor, running at 10% or less of machine peak on single-core cache-based microprocessor systems [24]. Compared to dense linear algebra kernels, sparse kernels suffer from higher instruction and storage overheads per flop, as well as indirect and irregular memory access patterns. Achieving higher performance on these platforms requires choosing a compact data structure and code transformations that best exploit properties of both the sparse matrix – which may be known only at run-time – and the underlying machine architecture. This need for optimization and tuning at run-time is a major distinction from the dense case.

We consider the SpMV operation  $y \leftarrow y + Ax$ , where  $A$  is a sparse matrix, and  $x, y$  are dense vectors. We refer to  $x$  as the *source vector* and  $y$  as the *destination vector*. Algorithmically, the SpMV kernel is as follows:  $\forall a_{ij} \neq 0 : y_i \leftarrow y_i + a_{ij} \cdot x_j$ , where  $a_{ij}$  denotes an element of  $A$ . SpMV has a low computational intensity, given that  $a_{ij}$  is touched exactly once, and on cache-based machines, one can only expect to reuse elements of  $x$  and  $y$ . If  $x$  and  $y$  are maximally reused (i.e., incur compulsory misses only), then reading  $A$  should dominate the time to execute SpMV. Thus, we seek data structures for  $A$  that are small and enable temporal reuse of  $x$  and  $y$ .

The most common data structure used to store a sparse matrix for SpMV-heavy computations is compressed sparse row (CSR) format, illustrated in Fig. 1. The elements of each row of  $A$  are shaded using the same color. Each row of  $A$  is packed one after the other in a dense array, `val`, along with a corresponding integer array, `ind`, that stores the column indices of each stored element. Thus, every non-zero value carries a storage overhead of one additional integer. A third integer array, `ptr`, keeps track of where each row starts in `val`, `ind`. We show a naïve implementation of SpMV for CSR storage in the bottom of Fig. 1. This implementation enumerates the stored elements of  $A$  by streaming both `ind` and `val` with unit-stride, and loads



```
// Basic SpMV implementation,
// y <- y + A*x, where A is in CSR.
for (i = 0; i < m; ++i) {
    double y0 = y[i];
    for (k = ptr[i]; k < ptr[i+1]; ++k)
        y0 += val[k] * x[ind[k]];
    y[i] = y0;
}
```

Fig. 1. Compressed sparse row (CSR) storage, and a basic CSR-based SpMV implementation.

and stores each element of  $y$  only once. However,  $x$  is accessed indirectly, and unless we can inspect `ind` at run-time, the temporal locality of the elements of  $x$  may only be captured in the last level cache instead of the register file.

When the matrix has dense block substructure, as is common finite element method-based applications, practitioners employ a blocked variant of CSR (BCSR), which stores a single column index for each  $r \times c$  block, rather than one per non-zero as in CSR.

### 2.1. OSKI, OSKI-PETSc, and related Work

We compare our multicore SpMV optimizations against OSKI, a state-of-the-art collection of low-level primitives that provide auto-tuned computational kernels on sparse matrices [24]. It should be noted that auto-tuning automates some of the tuning process. It will only provide performance improvements for kernels that are part of the auto-tuning framework. Thus, one should view auto-tuning as automated tuning rather than automatic tuning as automatic tuning suggests it the performance benefits can be attained on any arbitrary sparse kernel code. However, on going research is endeavoring to make auto-tuning truly automatic. The motivation for OSKI is that a non-obvious choice of data structure can yield the most efficient implementations due to the complex behavior of performance on modern machines. OSKI hides the complexity of making this choice, using techniques extensively documented in the SPARSITY sparse-kernel auto-tuning framework [11]. These techniques include register- and cache-level blocking, exploiting symmetry, multiple vectors, variable block and diagonal structures, and locality-enhancing reordering.

OSKI is a serial library, but is being integrated into higher-level parallel linear solver libraries, including PETSc [3] and Trilinos [29]. This paper compares our multicore implementations against a generic “off-the-shelf” approach in which we take the MPI-based distributed memory SpMV in PETSc 2.3.0 and replace the serial SpMV component with calls to OSKI. Hereafter, we refer to this auto-tuned MPI implementation as OSKI-PETSc. We use MPICH 1.2.7p1 configured to use the shared-memory (`ch_shmem`) device, where message passing is replaced with memory copying. PETSc’s default SpMV uses a block-row partitioning with equal numbers of rows per process.

The literature on optimization and tuning of SpMV is extensive. A number evaluate techniques that compress the data structure by recognizing patterns in order to eliminate the integer index overhead. These patterns include blocks [11], variable blocking [6] (mixtures of differently sized blocks), diagonals, which may be especially well-suited to machines with SIMD and vector units [27,23], dense subtriangles arising in sparse triangular solve [26], symmetry [14], general pattern compression [28], value compression [13], and combinations.

Others have considered improving spatial and temporal locality by rectangular cache blocking [11], diagonal cache blocking [20], and reordering the rows and columns of the matrix. Besides classical bandwidth-reducing reordering techniques [18], recent work has proposed sophisticated 2-D partitioning schemes with theoretical guarantees on communication volume [22], and traveling salesman-based reordering to create dense block substructure [17].

Higher-level kernels and solvers provide opportunities to reuse the matrix itself, in contrast to non-symmetric SpMV. Such kernels include block kernels and solvers that multiply the matrix by multiple dense vectors [11],  $A^T Ax$  [25], and matrix powers [19,23]. Better low-level tuning of the kind proposed in this paper, even applied to just a CSR SpMV, are also possible. Recent work on low-level tuning of SpMV by unroll-and-jam [15], software pipelining [6], and prefetching [21] influence our work.

## 3. Experimental testbed

Our work examines several leading CMP system designs in the context of the demanding SpMV algorithm. In this section, we briefly describe the evaluated systems, each with its own set of architectural features: the dual-socket  $\times$  quad-core AMD Opteron 2356 (Barcelona); the dual-socket  $\times$  dual-core AMD Opteron 2214 (Santa Rosa); the dual-socket  $\times$  quad-core Intel Xeon E5345 (Clovertown); the dual-socket  $\times$  eight-core hardware-multithreaded Sun UltraSparc T2+ T5140 (Victoria Falls); and the heterogeneous dual-socket  $\times$  eight-SPE IBM QS20 Cell blade. Overviews of the architectural configurations and characteristics appear in Table 1 and Fig. 2. Note that the sustained system power data were gathered by actual measurements via a digital power meter at peak performance. Additionally, we present an overview of the evaluated sparse matrix suite.

### 3.1. AMD dual-core Opteron 2214 (Santa Rosa)

The Opteron 2214 (Santa Rosa) is AMD’s current dual-core processor offering. Each core operates at 2.2 GHz, can fetch and decode 3 x86 instructions per cycle, and execute 6 micro-ops per cycle. The cores support 128b SSE instructions in a half-pumped fashion, with a single 64b multiplier datapath and a 64b adder datapath, thus requiring two cycles to execute a SSE packed double-precision floating point multiply. The peak double-precision floating point performance is therefore 4.4 GFlop/s per core or 8.8 GFlop/s per socket.


Santa Rosa contains a 64 kB 2-way L1 cache, and a 1 MB 16-way victim cache; victim caches are not shared among cores, but are cache coherent. All hardware prefetched data is placed in the victim cache of the requesting core, whereas all software prefetched data is placed directly into the L1. Each socket includes its own dual-channel DDR2-667 memory controller

**Table 1**

Architectural summary of AMD Opteron (Santa Rosa), AMD Opteron (Barcelona), Intel Xeon (Clovertown), Sun Victoria Falls, and STI Cell multicore chips. Sustained power measured via digital power meter.

| Company                        | AMD                       |                          | Intel                    | Sun                        | STI                    |
|--------------------------------|---------------------------|--------------------------|--------------------------|----------------------------|------------------------|
| Core                           | Opteron 2214 (Santa Rosa) | Opteron 2356 (Barcelona) | Xeon E5345 (Clovertown)  | T2+ T5140 (Victoria Falls) | QS20 Cell Blade (SPEs) |
| Type                           | Superscalar out of order  | Superscalar out of order | Superscalar out-of-order | Dual issue <sup>a</sup> MT | Dual-issue SIMD        |
| Clock (GHz)                    | 2.2                       | 2.3                      | 2.3                      | 1.16                       | 3.2                    |
| Private L1 DCache (kB)         | 64                        | 64                       | 32                       | 8                          | –                      |
| Private L2 DCache              | 1 MB                      | 512 kB                   | –                        | –                          | –                      |
| Local store                    | –                         | –                        | –                        | –                          | 256 kB                 |
| DP (flops/cycle)               | 2                         | 4                        | 4                        | 1                          | 4/7                    |
| DP (GFlop/s)                   | 4.4                       | 9.2                      | 9.33                     | 1.16                       | 1.83                   |
| Company                        | AMD                       | Intel                    | Sun                      | STI                        |                        |
| System                         | Opteron 2214 (Santa Rosa) | Opteron 2356 (Barcelona) | Xeon E5345 (Clovertown)  | T2+ T5140 (Victoria Falls) | QS20 Cell Blade (SPEs) |
| # Sockets                      | 2                         | 2                        | 2                        | 2                          | 2                      |
| Cores/socket                   | 2                         | 4                        | 4                        | 8                          | 8(+1)                  |
| Shared (MB)                    | –                         | 4                        | 16                       | 8                          | –                      |
| L2/L3 cache                    | –                         | (2 MB/4 cores)           | (4 MB/2 cores)           | (4 MB/8 cores)             | –                      |
| DP (GFlop/s)                   | 17.6                      | 73.6                     | 74.7                     | 18.7                       | 29                     |
| DRAM type                      | DDR2                      | DDR2                     | FBDIMM                   | FBDIMM                     | XDR                    |
| DRAM type                      | 667 MHz                   | 667 MHz                  | 667 MHz                  | 667 MHz                    | 1.6 GHz                |
| DRAM capacity (GB)             | 16                        | 16                       | 16                       | 32                         | 1                      |
| DRAM (read GB/s)               | 21.3                      | 21.3                     | 21.3                     | 42.6                       | 51.2                   |
| Ratio flop:byte                | 0.83                      | 3.45                     | 3.52                     | 0.44                       | 0.57                   |
| Max power per socket (Watts)   | 95                        | 95                       | 80                       | 84                         | 100                    |
| Sustained system power (Watts) | 300                       | 350                      | 330                      | 610                        | 285                    |

<sup>a</sup> Each of the two thread groups may issue up to one instruction.



**Fig. 2.** (Barcelona = quad-core, T2+ = dual-socket): Architectural overview of: (a) dual-socket × dual-core AMD Opteron 2214 (Santa Rosa), (b) dual-socket × dual-core AMD Opteron 2356 (Barcelona), (c) dual-socket × quad-core Intel Xeon E5345 (Clovertown), (d) single-socket × eight-core Sun T2+ T5140 (Victoria Falls), (e) dual-socket × eight-core IBM QS20 Cell Blade.

as well as a single cache-coherent HyperTransport (HT) link to access the other sockets cache and memory. Each socket can thus deliver 10.6 GB/s, for an aggregate NUMA (non-uniform memory access) memory bandwidth of 21.3 GB/s for the dual-core, dual-socket SunFire X2200 M2 examined in our study.

### 3.2. AMD quad-core Opteron 2356 (Barcelona)

The Opteron 2356 (Barcelona) is AMD's newest quad-core processor offering. Each core operates at 2.3 GHz, can fetch and decode 4 x86 instructions per cycle, execute 6 micro-ops per cycle and fully support 128b SSE instructions, for peak double-precision performance of 9.2 GFlop/s per core or 36.8 GFlop/s per socket.

Each Barcelona core contains a 64 kB L1 cache, and a 512 MB L2 victim cache. In addition, each chip instantiates a 2 MB L3 victim cache shared among all four cores. All core prefetched data is placed in the L1 cache of the requesting core, whereas all DRAM prefetched data is placed into the L3. Each socket includes two DDR2-667 memory controllers and a single cache-coherent HyperTransport (HT) link to access the other socket's cache and memory; thus delivering 10.66 GB/s per socket, for an aggregate NUMA (non-uniform memory access) memory bandwidth of 21.33 GB/s for the quad-core, dual-socket system examined in our study. We used a split plane machine with the memory controllers ungangled. The DRAM capacity of the tested configuration is 16 GB (eight  $\times$  2 GB dual rank DIMMs).

### 3.3. Intel quad-core Xeon E5345 (Clovertown)

Clovertown is Intel's foray into the quad-core arena. Reminiscent of their original dual-core designs, two dual-core Xeon chips are paired onto a single multi-chip module (MCM). Each core is based on Intel's Core2 microarchitecture (Woodcrest), running at 2.33 GHz, can fetch and decode four instructions per cycle, and can execute 6 micro-ops per cycle. There is both a 128b SSE adder (two 64b floating point adders) and a 128b SSE multiplier (two 64b multipliers), allowing each core to support 128b SSE instructions in a fully pumped fashion. The peak double-precision performance per core is therefore 9.3 GFlop/s.

Each Clovertown core includes a 32 kB, 8-way L1 cache, and each chip (two cores) has a shared 4 MB, 16-way L2 cache. Each socket has a single quad pumped front side bus (FSB) running at 333 MHz (delivering 10.66 GB/s) connected to the Blackford chipset. In our study, we evaluate the Dell PowerEdge 1950 dual-socket platform, which contains two MCMs with dual independent busses. Blackford provides the interface to four fully buffered DDR2-667 DRAM channels that can deliver an aggregate read memory bandwidth of 21.3 GB/s. Unlike the Santa Rosa, each core may activate all four channels, but will likely never attain the peak bandwidth. The full system has 16 MB of L2 cache and 74.67 GFlop/s peak performance.

### 3.4. Sun UltraSparc T2+ T5140 (Victoria Falls)

The Sun "UltraSparc T2 Plus" dual-socket  $\times$  eight-core SMP, referred to as Victoria Falls, presents an interesting departure from mainstream multicore chip design. Rather than depending on four-way superscalar execution, each of the 16 (total) strictly in-order cores supports two groups of four hardware thread contexts (referred to as Chip MultiThreading or CMT) – providing a total of 64 simultaneous hardware threads per socket. Each core may issue up to one instruction per thread group assuming there is no resource conflict. The CMT approach is designed to tolerate instruction, cache, and DRAM latency through fine-grained multithreading through a single architectural paradigm.

Victoria Falls instantiates one floating-point unit (FPU) per core (shared among 8 threads). Our study examines the Sun UltraSparc T2+ T5140 with two T2+ processors operating at 1.16 GHz, with a per-core and per-socket peak performance of 1.16 GFlop/s and 9.33 GFlop/s, respectively (no fused-multiply add (FMA) functionality). Each core has access to its own private 8 kB write-through L1 cache, but is connected to a shared 4 MB L2 cache via a 149 GB/s(read) on-chip crossbar switch. Each of the two sockets is fed by two dual channel 667 MHz FBDIMM memory controllers that deliver an aggregate bandwidth of 32 GB/s (21.33 GB/s for reads, and 10.66 GB/s for writes) to each L2, and a total DRAM capacity of 32 GB (16  $\times$  2 GB dual rank DIMMs). Victoria Falls has no hardware prefetching and software prefetching only places data in the L2.

### 3.5. STI Cell

The Sony Toshiba IBM (STI) Cell processor is the heart of the Sony PlayStation 3 (PS3) video game console, whose aggressive design is intended to meet the demanding computational requirements of video games. Cell adopts a heterogeneous approach to multicore, with one conventional processor core (Power Processing Element/PPE) to handle OS and control functions, combined with up to eight simpler SIMD cores (Synergistic Processing Elements/SPEs) for the computationally intensive work [8,9]. The SPEs differ considerably from conventional core architectures due to their use of a disjoint software controlled local memory instead of the conventional hardware-managed cache hierarchy employed by the PPE. Rather than using prefetch to hide latency, the SPEs have efficient software-controlled DMA engines which asynchronously fetch data from DRAM into the 256 kB local store. This approach allows more efficient use of available memory bandwidth than is possible with standard prefetch schemes on conventional cache hierarchies, but also makes the programming model more complex. In particular, the hardware provides enough concurrency to satisfy Little's Law [2]. In addition, this approach eliminates both conflict misses and write fills, but the capacity miss concept must be handled in software.

Each SPE is a dual issue SIMD architecture: one slot can issue only computational instructions, whereas the other can only issue loads, stores, permutes and branches. Instruction issue thus resembles a VLIW style. Each core includes a half-pumped partially pipelined FPU. In effect, each SPE can execute one double-precision SIMD instruction every 7 cycles, for a peak of 1.8 GFlop/s per SPE – far less than Santa Rosa’s 4.4 GFlop/s or the Clovertown’s 9.3 GFlop/s. In this study, we examine the QS20 Cell blade comprising two sockets with eight SPEs each (29.2 GFlop/s peak). Each socket has its own dual channel XDR memory controller delivering 25.6 GB/s. The Cell blade connects the chips with a separate coherent interface delivering up to 20 GB/s; thus, like the AMD and Sun systems, the Cell blade is expected to show strong variations in sustained bandwidth if NUMA is not properly exploited.

### 3.6. Sparse matrix test suite

To evaluate the performance of our SpMV multicore platforms suite, we conduct experiments on 14 sparse matrices from a wide variety of actual applications, including finite element method-based modeling, circuit simulation, linear programming, a connectivity graph collected from a partial web crawl, as well as a dense matrix stored in sparse format. These matrices cover a range of properties relevant to SpMV performance, such as overall matrix dimension, non-zeros per row, the















| spyplot   | Name              | Dimensions  | Nonzeros<br>(nnz/row) | Description                          |
|---|-------------------|-------------|-----------------------|--------------------------------------|
|    | Dense             | 2K x 2K     | 4.0M<br>(2K)          | Dense matrix in sparse format        |
|    | Protein           | 36K x 36K   | 4.3M<br>(119)         | Protein data bank 1HYS               |
|    | FEM / Spheres     | 83K x 83K   | 6.0M<br>(72)          | FEM concentric spheres               |
|    | FEM / Cantilever  | 62K x 62K   | 4.0M<br>(65)          | FEM cantilever                       |
|   | Wind Tunnel       | 218K x 218K | 11.6M<br>(53)         | Pressurized wind tunnel              |
|  | FEM / Harbor      | 47K x 47K   | 2.37M<br>(50)         | 3D CFD of Charleston harbor          |
|  | QCD               | 49K x 49K   | 1.90M<br>(39)         | Quark propagators (QCD/LGT)          |
|  | FEM/Ship          | 141K x 141K | 3.98M<br>(28)         | FEM Ship section/detail              |
|  | Economics         | 207K x 207K | 1.27M<br>(6)          | Macroeconomic model                  |
|  | Epidemiology      | 526K x 526K | 2.1M<br>(4)           | 2D Markov model of epidemic          |
|  | FEM / Accelerator | 121K x 121K | 2.62M<br>(22)         | Accelerator cavity design            |
|  | Circuit           | 171K x 171K | 959K<br>(6)           | Motorola circuit simulation          |
|  | webbase           | 1M x 1M     | 3.1M<br>(3)           | Web connectivity matrix              |
|  | LP                | 4K x 1.1M   | 11.3M<br>(2825)       | Railways set cover Constraint matrix |

Fig. 3. Overview of sparse matrices used in evaluation study.

existence of dense block substructure, and degree of non-zero concentration near the diagonal. An overview of their salient characteristics appears in Fig. 3.

#### 4. SpMV optimizations

In this section, we discuss the SpMV tuning optimizations that we considered, in the order in which they are applied during auto-tuning. These tuning routines are designed to be effective on both conventional cache-based multicores as well as the Cell architecture; as a result, several optimizations were restricted to facilitate Cell programming. The complete set of optimizations can be classified into three areas: low-level code optimizations, data structure optimizations (including the requisite code transformations), and parallelization optimizations. The first two largely address single-core performance, while the third examines techniques to maximize multicore performance in a both single- and multi-socket environments. We examine a wide variety of optimizations including software pipelining, branch elimination, SIMD intrinsics, pointer arithmetic, numerous prefetching approaches, register blocking, cache blocking, TLB blocking, block-coordinate (BCOO) storage, smaller indices, threading, row parallelization, NUMA-aware mapping, process affinity, and memory affinity. A summary of these optimizations appears in Table 2.

Most of these optimizations complement those available in OSKI. In particular, OSKI includes register blocking and single-level cache or TLB blocking, but not with reduced index sizes. OSKI also contains optimizations for symmetry, variable block size and splitting, and reordering optimizations, which we do not exploit in this paper. Except for unrolling and use of pointer arithmetic, OSKI does not explicitly control low-level instruction scheduling and selection details (e.g., software pipelining, branch elimination, SIMD intrinsics), relying instead on the compiler back-end. Finally, we apply the optimizations in a slightly different order to facilitate parallelization and Cell development.

Explicit low-level code optimizations, including SIMD intrinsics, can be very beneficial on each architecture. Applying these optimizations helps ensure that the cores are bound by memory bandwidth, rather than by instruction latency and throughput. Unfortunately, implementing them can be extremely tedious and time-consuming. We thus implemented a Perl-based code generator that produces the innermost SpMV kernels using the subset of optimizations appropriate for each underlying system. Our generators helped us explore the large optimization space effectively and productively – less than 500 lines of generators produced more than 30,000 lines of optimized kernels.

##### 4.1. Thread blocking

The first phase in the optimization process is exploiting *thread-level parallelism*. The matrix is partitioned into  $N_{\text{Threads}}$  thread blocks, which may in turn be individually optimized. There are three approaches to partitioning the matrix: by row blocks, by column blocks, and into segments. The number of rows and columns is matrix-level knowledge. However, one could contemplate the arrays used in SpMV irrespective of the number of rows or columns they cross. Segmented scan recasts these 1D arrays into two dimensions: vector length and segment length. One could parallelize the matrix by assigning different segments to different threads. Thus, row and column parallelization is a technique based on algorithmic knowledge, where parallelization by segments is a technique based on data structure. An implementation could use any or all of these, e.g., 3 row thread blocks each of 2 column thread blocks each of 2 thread segments. In both row and column parallelization,

**Table 2**

Overview of SpMV optimizations attempted in our study for the  $\times 86$  (Santa Rosa, Barcelona and Clovertown), Victoria Falls, and Cell architectures.

| Code optimization                      | Data structure optimization |                |      | Parallelization optimization |                |                |                  |                |                |                |
|--|-----------------------------|----------------|------|------------------------------|----------------|----------------|------------------|----------------|----------------|----------------|
|  | $\times 86$                 | VF             | Cell | $\times 86$                  | VF             | Cell           | $\times 86$      | VF             | Cell           |                |
| SIMDization                            | ✓                           | N/A            | ✓    | BCSR                         | ✓              | ✓              | Row threading    | ✓ <sup>d</sup> | ✓ <sup>d</sup> | ✓ <sup>e</sup> |
| Software pipelining                    |                             |                | ✓    | BCOO                         | ✓              | ✓              | Process affinity | ✓ <sup>f</sup> | ✓ <sup>h</sup> | ✓ <sup>g</sup> |
| Branchless                             | ✓ <sup>j</sup>              |                | ✓    | 16-bit indices               | ✓              | ✓              | Memory affinity  | ✓ <sup>f</sup> | ✓ <sup>h</sup> | ✓ <sup>g</sup> |
| Pointer arithmetic                     |                             | ✓ <sup>j</sup> |      | 32-bit indices               | ✓              | ✓              |                  |                |                |                |
| PF/DMA <sup>a</sup> values and indices | ✓                           | ✓              | ✓    | Register blocking            | ✓              | ✓              |                  |                |                | ✓ <sup>i</sup> |
| PF/DMA <sup>a</sup> pointers/vectors   |                             |                | ✓    | Cache blocking               | ✓ <sup>b</sup> | ✓ <sup>b</sup> |                  |                |                | ✓ <sup>c</sup> |
| Inter-SpMV data structure caching      | ✓                           | ✓              |      | TLB blocking                 | ✓              | ✓              |                  |                |                |                |

<sup>a</sup> PF/DMA (Prefetching or direct memory access).

<sup>b</sup> Sparse cache blocking.

<sup>c</sup> Sparse cache blocking for DMA.

<sup>d</sup> Pthreads.

<sup>e</sup> libspe 2.0.

<sup>f</sup> via Linux scheduler.

<sup>g</sup> via libnuma.

<sup>h</sup> via Solaris bind.

<sup>i</sup>  $2 \times 1$  and larger.

<sup>j</sup> Implemented but resulted in no significant speedup.

the matrix is explicitly blocked to exploit NUMA systems. To facilitate implementation on Cell, the granularity for partitioning is a cache line.

Our implementation attempts to statically load balance SpMV by dividing the number of nonzeros among threads approximately equally, as the transfer of this data accounts for the majority of time on matrices whose vector working sets fit in cache. It is possible to provide feedback and repartition the matrix to achieve better load balance, and a thread-based segmented scan could achieve some benefit without reblocking the matrix. In this paper, we only exploit *row partitioning*, as *column partitioning* showed little potential benefit; future work will examine segmented scan.

To ensure a fair comparison, we explored a variety of barrier implementations and used the fastest implementation on each architecture. For example, the emulated Pthreads barrier (with mutexes and broadcasts) scaled poorly beyond 32 threads and was therefore replaced with a simpler version where only thread 0 is capable of unlocking the other threads.

Finally, for the NUMA architectures in our study (all but Clovertown), we apply *NUMA-aware* optimizations in which we explicitly assign each thread block to a specific core and node. To ensure that both the process and its associated thread block are mapped to a core (*process affinity*) and the DRAM (*memory affinity*) proximal to it, we used the NUMA routines that are most appropriate for a particular architecture and OS. The `libnuma` library was used on the Cell. We implemented x86 affinity via the Linux scheduler, and native Solaris scheduling routines were used on Victoria Falls. We highlight that benchmarking with the OS schedulers must be handled carefully, as the mapping between processor ID and physical ID is unique to each machine. For instance, the socket ID is specified by the least-significant bit on the evaluated Clovertown system and the most-significant bit on the others.

The SpMV optimizations discussed in subsequent subsections are performed on thread blocks individually.

#### 4.2. Padding

In many of the architectures used in this study, multiple threads share a single L2 cache. Normally, the associativity per thread is sufficiently high that conflict misses are unlikely. However, on machines such as Victoria Falls, the L2 associativity (16-way) is so low compared with the number of threads sharing it (64) that conflict misses are likely. To avoid conflict misses, we pad the first element of each submatrix so that they land on equidistant cache sets. Essentially, we add  $\frac{\text{rank} \times \text{sets}}{N\text{threads}}$  cache lines to the beginning of each array. We apply a second level of padding to avoid L2 bank conflicts. This technique can substantially improve performance and scalability and is thus an essential first step.

#### 4.3. Cache and local store blocking

For sufficiently large matrices, it is not possible to keep the source and destination vectors in cache, potentially causing numerous capacity misses. Prior work shows that explicitly *cache blocking* the non-zeros into tiles ( $\approx 1\text{K} \times 1\text{K}$ ) can improve SpMV performance [11,16]. We extend this idea by accounting for cache utilization, rather than only spanning a fixed number of columns. Specifically, we first quantify the number of cache lines available for blocking, and span enough columns such that the number of source vector cache lines touched is equal to those available for cache blocking. Using this approach allows each cache block to touch the same number of cache lines, even though they span vastly different numbers of columns. We refer to this optimization as *sparse cache blocking*, in contrast to the classical dense cache blocking approach. Unlike OSKI, where the block size must be specified or searched for, we use a heuristic to cache block.

Given the total number of cache lines available, we specify one of three possible blocking strategies: block neither the source nor the destination vector, block only the source vector, or block both the source and destination vectors. In the second case, all cache lines can be allocated to blocking the source vector. However, when implementing the third strategy, the cache needs to store the potential row pointers as well as the source and destination vectors; we thus allocated 40%, 40%, and 20% of the cache lines to the source, destination, and row pointers respectively.

Although these three options are explored for cache-based systems, the Cell architecture always requires cache blocking (i.e., blocking for the local store) for both the source and destination vector – this Cell variant requires *cache blocking for DMA*. To facilitate the process, a DMA list of all source vector cache lines touched in a cache block is created.

This list is used to gather the stanzas of the source vector and pack them contiguously in the local store via the DMA `get list` command. This command has two constraints: each stanza must be less than 16 kB, and there can be no more than 2K stanzas. Thus, the sparsest possible cache block cannot touch more than 2K cache lines, and in the densest case, multiple contiguous stanzas are required. (We unify the code base of the cache-based and Cell implementations by treating cache-based machines as having large numbers of stanzas and cache lines.) Finally, since the DMA `get list` packs stanzas together into the disjoint address space of the local store, the addresses of the source vector block when accessed from an SPE are different than when accessed from DRAM. As a result, the column indices must be re-encoded to be local store relative.

#### 4.4. TLB blocking

Prior work showed that TLB misses can vary by an order of magnitude depending on the blocking strategy, highlighting the importance of *TLB blocking* [16]. Thus, on the three evaluation platforms running Linux with 4 kB pages for heap allocation (Victoria Falls running Solaris uses 4 MB pages), we heuristically limit the number of source vector cache lines touched in a cache block by the number of unique pages touched by the source vector. Rather than searching for the TLB block size,

which would require costly re-encoding of the matrix, we explore two tuning settings: no TLB blocking and using the heuristic. Note that for the x86 machines we found it beneficial to block for the L1 TLB (each cache block is limited to touching 32 4 kB pages of the source vector).

#### 4.5. Register blocking and format selection

The next optimization phase is to transform the matrix data structure to shrink its memory footprint. Intuitively, improving performance by reducing memory bandwidth requirements should be more effective than improving *single* thread performance, since it is easier and cheaper to double the number of cores rather than double the DRAM bandwidth [1]. In a standard coordinate approach, 16 bytes of storage are required for each matrix non-zero: 8 bytes for the double-precision non-zero, plus 4 bytes each for row and column coordinates. Our data structure transformations can, for some matrices, cut these storage requirements nearly in half. A possible future optimization, exploiting symmetry, could cut the storage in half again.

*Register blocking* groups adjacent non-zeros into rectangular tiles, with only one coordinate index per tile [11]. Since not every value has an adjacent non-zero, it is possible to store zeros explicitly in the hope that the 8 byte deficit is offset by index storage savings on many other tiles. For this paper we limit ourselves to power-of-two block sizes up to  $8 \times 8$ , to facilitate *SIMDization*, minimize register pressure, and allow a footprint minimizing heuristic to be applied. Instead of searching for the best register block, we implement a two-step heuristic. First, we implicitly register block each cache block using  $8 \times 8$  tiles. Then, for each cache block, we inspect each  $8 \times 8$  tile hierarchically in powers of two and determine how many tiles are required for each  $2^k \times 2^l$  blocking, i.e., we count the number of tiles for  $8 \times 4$  tiles, then for  $8 \times 2$  tiles, then for  $8 \times 1$  tiles, and so on.

For cache block encoding, we consider *block coordinate* (BCOO) and *block compressed sparse row* (BCSR; Section 2) formats. BCSR requires a pointer for every register blocked row in the cache block and a single column index for each register block, whereas BCOO requires 2 indices (row and column) for each register block, but no row pointers. The BCSR can be further accelerated either by specifying the first and last non-empty row, or by using a generalized BCSR format that stores only non-empty rows while associating explicit indices with either each row or with groups of consecutive rows (both available in OSKI). We choose a register block format for each cache block (not just each thread) separately.

As Cell is a SIMD architecture, it is expensive to implement  $1 \times 1$  blocking, especially in double precision. In addition, since Cell streams non-zeros into buffers [31], it is far easier to implement BCOO than BCSR. Thus to maximize our productivity, for each architecture we specify the minimum and maximum block size, as well as a mask that enables each format. On Cell, this combination of configuration variables requires block sizes of at least  $2 \times 1$ , which will tend to increase memory traffic requirements and thereby potentially degrade Cell performance, while facilitating productivity.

#### 4.6. Index size selection

As a cache block may span fewer than 64K columns, it is possible to use *memory efficient indices* for the columns (and rows) using 16b integers. Doing so provides a 20% reduction in memory traffic for some matrices, which could translate up to a 20% increase in performance. On Cell, no more than 32K unique doubles can reside in the local store at any one time, and unlike caches, this address space is disjoint and contiguous. Thus, on Cell we can always use 16b indices within a cache block, even if the entire matrix in DRAM spans 1 million columns. This is the first advantage our implementation conferred on the Cell. Note that our technique is less general but simpler than a recent index compression approach [28]. Fig. 4 presents a code snippet for SIMDized  $2 \times 2$  BCSR using 16b indices generated by our Perl script. It is impossible to show all of the code here, as all combinations of register block size, prefetching, index size, and source vector presence results in more than 13,000 lines of code. `PREFETCH_NT` is defined to be whatever the appropriate prefetching intrinsic is on the underlying architecture. `PREFETCH_V,C` are the prefetch distances in bytes. The portable C code is almost identical with C operators replacing the SSE intrinsics.

```

...
while(Cofs<MaxCofs){
  __m128d Y01QW;Y01QW = __mm_xor_pd(Y01QW,Y01QW);
  while(Cofs<P[row+1]){
    PREFETCH_NT((void*)( PREFETCH_C+(uint64_t)&C[Cofs]));
    const __m128d X00QW = __mm_loadl_pd(&(XRelative[0+C[Cofs]]));
    const __m128d X11QW = __mm_loadl_pd(&(XRelative[1+C[Cofs]]));
    PREFETCH_NT((void*)(0+PREFETCH_V+(uint64_t)&V[Vofs]));
    Y01QW = __mm_add_pd(__mm_mul_pd(X00QW,__mm_load_pd(&(V[0+Vofs]))),Y01QW);
    Y01QW = __mm_add_pd(__mm_mul_pd(X11QW,__mm_load_pd(&(V[2+Vofs]))),Y01QW);
    Vofs+=4;
    Cofs++;
  }
  __mm_store_pd(&(YRelative[0+Yofs]),Y01QW);
  Yofs+=2;
  row++;
}
...

```

Fig. 4.  $2 \times 2$  BCSR SSE with 16b indices code snippet.

#### 4.7. Architecture-specific kernels

The SpMV multithreaded framework is designed to be modular. A configuration file specifies which of the previously described optimizations to apply for a particular architecture and matrix. At run-time, an optimization routine transforms the matrix data structure accordingly, and an execution routine dispatches the appropriate kernel for that data structure. To maximize productivity, a single Perl script generates all kernel implementations as well as the unique configuration file for each architecture. Each kernel implements a sparse cache block matrix multiplication for the given encoding (register blocking, index size, format). There is no restriction on how this functionality is implemented; thus the generator may be tailored for each architecture.

#### 4.8. SIMDization

The Cell SPE instruction set architecture is rather restrictive compared to that of a conventional RISC processor. All operations are on 128 bits (quadword) of data, all loads are of 16 bytes and must be 16 byte aligned. There are no double, word, half or byte loads. When a scalar is required it must be moved from its position within the quadword to a so-called preferred slot. Thus, the number of instructions required to implement a given kernel on Cell far exceeds that of other architectures, despite the computational advantage of SIMD. To overcome certain limitations in the compiler's (xlc's) code generation, our Cell kernel generator explicitly produces *SIMDization* intrinsics. The xlc static timing analyzer provides information on whether cycles are spent in instruction issue, double-precision issue stalls, or stalls for data hazards, thus simplifying the process of kernel optimization.

In addition, we explicitly implement SSE instructions on the x86 kernels. Use of SSE made no performance difference on the Opterons, but resulted in significant improvements on the Clovertown. However, when the optimal gcc tuning options are applied, SSE optimized code on Clovertown was only slightly faster than straight C code. Programs compiled using the Intel compiler (icc 9.1) saw little benefit from SSE instructions or compiler tuning options on Clovertown.

#### 4.9. Loop optimizations

A conventional CSR-based SpMV (Fig. 1) consists of a nested loop, where the outer loop iterates across all rows and the inner loop iterates across the non-zeros of each row via a start and end pointer. However, in CSR storage, the end of one row is immediately followed by the beginning of the next, meaning that the column and value arrays are accessed in a streaming (unit-stride) fashion. Thus, it is possible to simplify the loop structure by iterating from the first non-zero to the last. This approach still requires a nested loop, but includes only a single loop variable and often results in higher performance.

Additionally, since our format uses a single loop variable coupled with non-zeros that are processed in-order, we can explicitly *software pipeline* the code to hide any further instruction latency. In our experience, this technique is useful on in-order architectures like Cell, but is of little value on the out-of-order superscalars.

Finally, the code can be further optimized using a *branchless implementation*, which is in effect a segmented scan of vector-length equal to one [4]. On Cell, we implement this technique using the `select bits` instruction. A branchless BCOO implementation simply requires resetting the running sum (selecting between the last sum or next value of *Y*). Once again, we attempted this branchless implementations via SSE, `cmov`, and `jumps`, but without the equivalent of Cell's XL/C static timing analyzer, could not determine why no performance improvements were seen.

#### 4.10. Software prefetching

We also consider *explicit prefetching*, using our code generator to tune the prefetch distance from 0 (no prefetching) to 1024 bytes. The x86 architectures rely on hardware prefetchers to overcome memory latency, but prefetched data is placed in the L2 cache, so L2 latency must still be hidden. Although Clovertown has a hardware prefetcher to transfer data from the L2 to the L1, software prefetch via intrinsics provides an effective way of not only placing data directly into the L1 cache, but also tagging it with the appropriate temporal locality. Doing so reduces L2 cache pollution, since non-zero values or indices that are no longer useful will be evicted. The Victoria Falls platform, on the other hand, supports prefetch but only into the L2 cache. As a result the L2 latency can only be hidden via multithreading. Despite this, Victoria Falls still showed benefits from software prefetching.

#### 4.11. Auto-tuning framework

For each threading model, we implement an auto-tuning framework to produce architecture-optimized kernels. We attempt three cases: no cache and no TLB blocking, cache blocking with no TLB blocking, as well as cache and TLB blocking. For each of these, a heuristic based on minimization of memory traffic selects the appropriate block size, register blocking, format, and index size. i.e., the compression strategy that results in the substantially smallest matrix is selected. Additionally, we exhaustively search for the best prefetch distance on each architecture; this process is relatively fast as it does not require data structure changes. The Cell version does not require a search for the optimal prefetch distance searching due to the fixed size of the DMA buffer. We report the peak performance for each tuning option.


### 5. SPMV performance results

In this section, we present SpMV performance on our sparse matrices and multicore systems. We compare our implementations to serial OSKI and parallel (MPI) PETSc with OSKI. PETSc was run with up to 8 tasks on Santa Rosa, Barcelona, and Clovertown; and up to 256 tasks on Victoria Falls. We present the fastest results for the case where fewer tasks achieved higher performance. OSKI was compiled with both `gcc` and `icc`, with the best results shown. For our SpMV code we used `gcc` 4.1.2 on the Opterons and Clovertown (`icc` was no faster), `gcc` 4.0.4 on Victoria Falls, and `xlcc` on the Cell.

For clarity, we present the performance of each optimization condensed into a stacked bar format as seen in Fig. 5. Each bar segment corresponds to an individual trial rather than to components of a total. In addition, we provide median performance (half perform better/worse) our matrix set for each optimization. Readers interested in a specific area (e.g., finite element meshes or linear programming) should focus on those matrices rather than median.

#### 5.1. Performance impact of matrix structure

Before presenting experimental results, we first explore the structure and characteristics of several matrices in our test suite, and consider their expected effect on runtime performance. In particular, we examine the impact that few non-zero



**Fig. 5.** Effective SpMV performance on (row major from top to bottom) AMD Opteron (Santa Rosa), Opteron (Barcelona), Clovertown, Victoria Falls, and Cell, showing increasing degrees of optimizations – parallelization, NUMA, prefetching, register blocking and cache/TLB-blocking. The figure in the bottom right shows fully tuned median per core performance. OSKI and OSKI-PETSc results are denoted with squares and triangles, respectively. Note: Bars show the best performance for the current subset of optimizations/parallelism. Flop rates do not count flops on zeros added during register blocking.

entries per row have on the CSR format and the flop:byte ratio (the upper limit is 0.25, two flops for eight bytes), as well as the ramifications of cache blocking on certain types of matrices.

Note that all of our CSR implementations use a nested loop structure. As such, matrices with few non-zeros per row (inner loop length) cannot amortize the loop startup overhead. This cost, including a potential branch mispredict, can be more expensive than processing a non-zero tile. Thus, even if the source/destination vectors fit in cache, we expect matrices like Webbase, Epidemiology, Circuit, and Economics to perform poorly across all architectures. Since the Cell version successfully implements a branchless BCOO format it will not suffer from the loop overhead problem, but may suffer from poor register blocking and an inherent low flop:byte ratio.

Matrices like Epidemiology, although structurally nearly diagonal, have very large vectors and few non-zeros per row. As such, the number of compulsory misses to load and store the vectors is high compared to that of reading the matrix, thereby making the flop:byte ratio relatively small. For instance, assume a cache line fill is required on a write miss so that the destination vector generates 16 bytes of traffic per element. Then, the Epidemiology matrix has a flop:byte ratio of about  $2 * 2.1 \text{ M} / (12 * 2.1 \text{ M} + 8 * 526 \text{ K} + 16 * 526 \text{ K})$  or 0.11. Given the Barcelona's and Clovertown's peak sustained memory bandwidths are 18.56 GB/s and 11.12 GB/s, respectively, we do not expect the performance of Epidemiology to exceed 2.04 GFlop/s and 1.22 GFlop/s (respectively), regardless of CSR performance. The results of Fig. 5 (discussed in detail in Section 5) confirm this prediction.

Aside from Cell, we flush neither the matrix nor the vectors from the cache between SpMV's. Thus, matrices such as QCD and Economics, having fewer than 2M non-zeros and a footprint as little as 10 bytes per non-zero, may nearly fit in the Clovertown's collective 16 MB cache. On these and other small matrices, the snoop filter in the memory controller hub will likely be effective in eliminating snoop traffic that would normally clog the FSB.

Finally, we examine the class of matrices represented by Linear Programming (LP). Our LP example matrix is very large, containing (on average) nearly three thousand non-zeros per row; however, this does not necessarily assure high performance. Our LP matrix has a dramatic aspect ratio with over a million columns, for only four thousand rows, and is structured in a highly irregular fashion. As a result, each processor must maintain a large working set of the source vector (between 6 MB and 8 MB). Since no single core, or even pair of cores, in our study has this much available cache, we expect performance will suffer greatly due to source vector cache misses. Nevertheless, this matrix structure is amenable to effective cache and TLB blocking since there are plenty of non-zeros per row. In particular, LP should benefit from cache blocking on both the Opterons and the Clovertown. Fig. 5 confirms this prediction. Note that this is the only matrix that showed any benefit for column threading; thus we only implemented cache and TLB blocking as it improves LP as well as most other matrices.

## 5.2. Peak effective bandwidth

On any balanced modern machine, SpMV should be limited by memory throughput; we thus analyze the best case for the memory system, which is a dense matrix in sparse format. This dense matrix is likely to provide an upper-bound on performance because it supports arbitrary register blocks without adding zeros, loops are long-running, and accesses to the source vector are contiguous and have high re-use. As the optimization routines result in a matrix storage format with a flop:byte ratio of nearly 0.25, one can easily compute best-case GFlop/s or GB/s from time. Since all the multicore systems in our study have a flop:byte ratio greater than 0.25, we expect these platforms to be memory bound on this kernel – if the deliverable streaming bandwidth is close to the advertised peak bandwidth. A summary of the results for the dense matrix experiments are shown in Table 3.

Table 3 shows that the systems achieve a wide range of the available memory bandwidth, with only the Cell Blade and Barcelona come close to fully saturating the socket bandwidth. On Cell, this is due in part to the explicit local store architecture, in which double-buffered DMAs hide most of the memory latency. On Barcelona, we are observing the effectiveness of

**Table 3**

Sustained bandwidth and computational rate for a dense matrix stored in sparse format, in GB/s (and percentage of configuration's peak bandwidth) and GFlop/s (and percentage of configuration's peak performance).

| Machine        | Sustained memory bandwidth in GB/s (% of configuration peak bandwidth) |                                   |                                    |                                     |
|----------------|--|-----------------------------------|------------------------------------|-------------------------------------|
|                | Sustained performance in GFlop/s (% of configuration peak computation) |                                   |                                    |                                     |
|                | One socket, one core, one thread                                       | One socket, one core, all threads | One socket, all cores, all threads | All sockets, all cores, all threads |
| Santa Rosa     | 5.32 GB/s (49.9%)  | 5.32 GB/s (49.9%)                 | 7.44 GB/s (69.8%)                  | 14.88 GB/s (69.8%)                  |
|                | 1.33 GFlop/s (30.2%)   | 1.33 GFlop/s (30.2%)              | 1.86 GFlop/s (21.2%)               | 3.72 GFlop/s (21.1%)                |
| Barcelona      | 5.40 GB/s (50.6%)  | 5.40 GB/s (50.6%)                 | 9.32 GB/s (87.4%)                  | 18.56 GB/s (87.0%)                  |
|                | 1.35 GFlop/s (14.7%)   | 1.35 GFlop/s (14.7%)              | 2.33 GFlop/s (6.3%)                | 4.64 GFlop/s (6.3%)                 |
| Clovertown     | 2.36 GB/s (22.1%)  | 2.36 GB/s (22.1%)                 | 5.28 GB/s (56.3%)                  | 11.12 GB/s (52.1%)                  |
|                | 0.59 GFlop/s (6.3%)  | 0.59 GFlop/s (6.3%)               | 1.32 GFlop/s (3.5%)                | 2.78 GFlop/s (3.7%)                 |
| Victoria Falls | 0.20 GB/s (0.9%)   | 2.96 GB/s (13.9%)                 | 15.80 GB/s (74.1%)                 | 29.08 GB/s (68.1%)                  |
|                | 0.05 GFlop/s (4.3%)  | 0.74 GFlop/s (63.4%)              | 3.95 GFlop/s (42.3%)               | 7.27 GFlop/s (38.9%)                |
| Cell Blade     | 4.75 GB/s (18.6%)  | 4.75 GB/s (18.6%)                 | 24.73 GB/s (96.6%)                 | 47.29 GB/s (92.4%)                  |
|                | 1.15 GFlop/s (62.9%)   | 1.15 GFlop/s (62.9%)              | 5.96 GFlop/s (40.7%)               | 11.35 GFlop/s (38.8%)               |

the architecture's second (DRAM) prefetcher. High memory bandwidth utilization translates to high sustained performance, leading to over 11 GFlop/s (92% of theoretical bandwidth) on the dual-socket Cell blade.

The Victoria Falls system represents an interesting contrast to the other systems. The data in Table 3 shows that the Victoria Falls system sustains only 1% of its memory bandwidth when using a single thread on a single core. There are numerous reasons for this poor performance. First, Victoria Falls has more single socket bandwidth than the other systems. Secondly, each SpMV iteration for a single thread has a high latency on Victoria Falls, as we explain next. The Victoria Falls architecture cannot deliver a 64-bit operand in less than 14 cycles (on average) for a single thread because the L1 line size is only 16 bytes with a latency of three cycles, while the L2 latency is about 22 cycles. Since each SpMV non-zero requires two unit-stride accesses and one indexed load, this results in between 23 and 48 cycles of memory latency per non-zero. Then, an additional eight cycles for instruction execution explains why a single thread on the Victoria Falls' strictly in-order cores only sustains between 50 and 90 Mflop/s for  $1 \times 1$  CSR (assuming a sufficient number of non-zeros per row). With as much as 48 cycles of latency and 11 instructions per thread, performance should scale well and consume the resources of a single thread group. As an additional thread group and cores are added, performance is expected to continue scaling. However, since the machine flop:byte ratio is only slightly larger than the ratio in the best case (dense matrix), it is unlikely this low frequency Victoria Falls can saturate its available memory bandwidth for the SpMV computation. This departure from our memory-bound multicore assumption suggests that search-based auto-tuning is likely necessary for Victoria Falls.

In contrast to the Cell and Victoria Falls in-order architectures, the performance behavior of the out-of-order superscalar Opteron and Clovertown are more difficult to understand. For instance, the full Santa Rosa socket does not come close to saturating its available 10.6 GB/s bandwidth, even though a single core can use 5.3 GB/s. We believe the core prefetcher on the Opteron is insufficient. It is even less obvious why the extremely powerful Clovertown core can only utilize 2.4 GB/s (22%) of its memory bandwidth, when the FSB can theoretically deliver 10.6 GB/s. Intel's analysis of SpMV on Clovertown [7] suggested the coherency traffic for the snoopy FSB protocol is comparable in volume to read traffic. As a result, the effective FSB performance is cut in half. The other architectures examined here perform snoop-based coherency over a separate network. Performance results in Table 3 also show that, for this memory bandwidth-limited application, Barcelona is 76% faster than a Clovertown for a full socket, despite comparable peak flop rates. As a sanity check, we also ran tests (not shown) on a small matrix amenable to register blocking that fit in the cache, and found that, as expected, the performance is very high – 29 GFlop/s on the Clovertown. Thus, performance is limited by the memory system but not by bandwidth per se, even though accesses are almost entirely unit-stride reads and are prefetched in both hardware and software.

### 5.3. AMD Opteron (Santa Rosa) performance

Fig. 5(a) presents SpMV performance of the Santa Rosa platform, showing increasing degrees of optimizations – naïve serial, naïve fully parallel, NUMA, prefetching, register blocking, and cache blocking. Additionally, comparative results are shown for both serial OSKI and parallel (MPI) OSKI-PETSc.

The effectiveness of optimization on Santa Rosa depends on the matrix structure. For example, the FEM-Ship matrix sees significant improvement from register blocking (due to its natural block structure) but little benefit from cache blocking, while the opposite effect holds true for the LP matrix. Generally, Santa Rosa performance is tied closely with the optimized flop:byte ratio of the matrix, and suffers from short average inner loop lengths. The best performing matrices sustain a memory bandwidth of 10–14 GB/s, which corresponds to a high computational rate of 2–3.3 GFlop/s. Conversely, matrices with low flop:byte ratios show poor parallelization and cache behavior, sustaining a bandwidth significantly less than 8 GB/s, and thus achieving performance of only 0.5–1 GFlop/s.

Looking at overall SpMV behavior, parallelization sped up naïve runtime by a factor of  $2.3\times$  in the median case. Auto-tuning provided an additional  $3.2\times$  speedup over naïve parallel. Fully tuned serial was about  $1.6\times$  faster than OSKI. More impressively, our fully tuned parallel performance was about  $4.2\times$  faster than OSKI-PETSc. Clearly, exploiting NUMA, software prefetching, and register blocking were essential in delivering performance.

Note that OSKI-PETSc uses an “off-the-shelf” MPICH-shmem implementation, and generally yields only moderate (if any) speedups, due to at least two factors. First, communication time accounts on average for 30% of the total SpMV execution time and as much as 56% (LP matrix), likely due to explicit memory copies. Second, several matrices suffer from load imbalance due to the default equal-rows 1-D matrix distribution. For example, in FEM-Accel, one process has 40% of the total non-zeros in a 4-process run. It is possible to control the row distribution and improve the communication, but we leave deeper analysis and optimization of OSKI-PETSc to future work.

In summary, these results indicate tremendous potential in leveraging multicore resources – even for memory bandwidth-limited computations such as SpMV – if optimizations and programming methodologies are employed in the context of the available memory resources. Additionally, our data show that significantly higher performance improvements could be attained through multicore parallelizations, rather than serial code or data structure transformations. This an encouraging outcome since the number of cores per chip is expected to continue increasing rapidly, while core performance is predicted to stay relatively flat [1]. Fig. 5(f) suggests a single core on Santa Rosa sustains little better than half of a sockets attainable memory bandwidth. Thus, use of the second core will nearly double performance. As a result, parallel efficiency drops only slightly.

#### 5.4. AMD opteron (Barcelona) performance

Fig. 5 (b) shows results on the quad-core Barcelona Opteron. Barcelona has the same raw DRAM bandwidth as Santa Rosa. When examining performance up to and including prefetching, we see performance characteristics reminiscent of Santa Rosa. The principle differences are that the larger cache avoids vector capacity misses on one additional matrix, and the bandwidth is significantly better – 18GB/s instead of 14GB/s.

Interestingly, 8-core Barcelona runs only showed a  $2.5\times$  increase in median performance – rather poor parallel efficiency. Additionally, we only observed an additional  $2.6\times$  increase in performance through auto-tuning. When comparing against the existing OSKI and PETSc solutions we see speedups of  $1.7\times$  and  $2.3\times$  respectively.

Comparing per-core efficiency, results for Barcelona in Fig. 5(f) look quite similar to Santa Rosa initially. However, once the second core has been used all of the memory bandwidth has been consumed. Thus, efficiency drops profoundly when using the remaining cores. Use of the second socket doubles aggregate memory bandwidth. As a result, parallel efficiency remains roughly constant.

#### 5.5. Intel Xeon (Clovertown) performance

The quad-core Clovertown SpMV data appears in Fig. 5 (c). Unlike the Santa Rosa or Barcelona, Clovertown performance is more difficult to predict based on the matrix structure. The sustained bandwidth is generally less than 9 GB/s, but does not degrade as profoundly for the difficult matrices as on the Santa Rosa, undoubtedly due to the large (16 MB) aggregate L2 cache and the larger total number of threads to utilize the available bandwidth. This cache effect can be clearly seen on the Economics matrix, which contains 1.3M non-zeros and requires less than 15 MB of storage: superlinear ( $4\times$ ) improvements were seen when comparing a single-socket  $\times$  quad-core with 8 MB of L2 cache, against the dual-socket full system, which contains 16 MB of L2 cache across the eight cores. Despite fitting in cache, the few non-zeros per row significantly limit performance, particularly when compared to matrices that fit in cache, have large numbers of non-zeros per row, and exhibit good register blocking.

Examining the median Clovertown performance, naïve parallelization only resulted in a  $1.9\times$  increase in performance. This is due, in part, to the Xeon's superior hardware prefetching capabilities and remarkably inferior FSB bandwidth. Additionally, no NUMA optimizations are required and the large cache obviates the need for cache blocking. As a result, only an additional  $1.6\times$  is gained from further auto-tuning.

Contrasting Opteron results, our fully tuned serial performance was only 20% faster than OSKI. However, the fully tuned-parallel performance was  $2.2\times$  faster than the OSKI-PETSc combination. The trends Barcelona showed in Fig. 5(f) are also present for Clovertown, although Clovertown performance per core is clearly much lower as there is less available bandwidth per core.

#### 5.6. Sun Victoria Falls performance

Fig. 5 (d) presents SpMV performance of the Victoria Falls system showing increasing levels of optimizations. The full system configuration utilizes all eight cores and all eight hardware-supported CMT contexts on both sockets.


Results show that, as expected, single thread results are extremely poor, achieving only 49 Mflop/s for the median matrix in the naïve case. 128-way multithreading yielded a  $84\times$  increase in performance. Astoundingly, the full system (128 thread) median results achieve 4.1 GFlop/s – delivering consistently better performance than any x86 architecture.

The OSKI-PETSc implementation scales poorly at this multicore concurrency. Although OSKI provides good single thread performance, the auto-tuned pthreads implementation was  $6.2\times$  faster than OSKI-PETSc. Looking at the scalability of OSKI-PETSc itself (i.e., compared to OSKI-only), the maximum speedup was  $19\times$  with a median speedup of  $12\times$ , far worse than the scalability of the auto-tuned Pthreads implementation. Message passing may not be the appropriate paradigm for memory intensive kernels on massive thread-parallel architectures.

Although Victoria Falls achieves high performance, we believe that such massive thread-level parallelism is a less efficient use of hardware resources than a combination of intelligent prefetching and larger L1 cache lines as multithreading requires architects to replicate entire hardware thread contexts, add ports to the cache, as well as increase cache capacity and associativity. Conversely, addition of a hardware prefetcher is very small change. Nevertheless, Victoria Falls performance may be a harbinger of things to come in the multi- and many-core era, where high performance will depend on effectively utilizing a large number of participating threads. For Victoria Falls, Fig. 5(f) is nearly flat. This indicates that 128 threads and 16 cores could not saturate the 43GB/s of available memory bandwidth.

#### 5.7. STI Cell performance

Although the Cell platform is often considered poor at double-precision arithmetic, the results in Fig. 5 (e) show the contrary – the Cell's SPE SpMV execution times are dramatically faster than all other multi-core SMP's in our study. Cell performance is highly correlated with a single parameter: the actual flop:byte ratio of the matrix. In fact, since DMA makes all transfers explicit, including bytes unused due to a lack of spatial locality, it is possible to show that for virtually every matrix, Cell sustains about 90% of its peak memory bandwidth. Remember, Little's Law [2] states that to attain peak bandwidth one



**Fig. 6.** Architectural comparison of the median matrix performance showing (a) GFlop/s rates of naive serial, parallel OSKI-PETSc, and parallel pthreads, and (b) relative power efficiency. System efficiency is computed as total full system MFlop/s divided by sustained full system Watts (see Table 1), and Chip power efficiency is the ratio of full system MFlop/s divided by aggregate chip TDP power.

must express more concurrency than the latency–bandwidth product. On the more difficult matrices, the get list DMA command can easily express this concurrency via a stanza gather. As a result, there is no reduction in sustained bandwidth. Fig. 5 (e) also shows that a single SPE is as fast as all four PPE threads combined.

Examining multicore behavior, we see median speedups of  $7.2\times$  and  $13.3\times$  when utilizing 8 cores (single blade socket) and 16 cores (full blade system), compared with a single SPE on a blade. These results show impressive scaling on a single socket; however, the lack of sharing of data between local stores can result in a non-trivial increase in redundant total memory traffic. Recall that this implementation is sub-optimal as it requires  $2 \times 1$  or larger BCOO; thus, it may require twice the memory traffic of a CSR implementation, especially for matrices that exhibit poor register blocking. The full  $1 \times 1$  version was not implemented due to the inefficiency of scalar double-precision on Cell. Like Victoria Falls, The Cell line in Fig. 5(f) is nearly flat. Thus, Cell's weak double precision implementation likely prevented the median case from becoming memory bound.

### 5.8. Architectural comparison

Fig. 6(a) compares median matrix results, showing the optimized parallel performance of our SpMV implementation, as well as parallel OSKI-PETSc, and naive serial. Results clearly indicate that the Cell blade significantly outperforms all other platforms in our study, achieving  $4.2\times$ ,  $2.6\times$ ,  $1.8\times$ , and  $1.6\times$  speedups compared with the Santa Rosa, Barcelona, Clovertown, and Victoria Falls despite its poor double-precision and sub-optimal register blocking implementation. Cell's explicitly programmed local store allows for user-controlled DMAs, which effectively hide latency and utilize a high fraction of available memory bandwidth (at the cost of increased programming complexity).

Looking at the Victoria Falls system, results are extremely poor for a single core/thread, but improve quickly with increasing thread parallelism. The overall performance is nearly on par with Cell, and typically significantly faster than the x86 machines, albeit with significantly more memory bandwidth. Finally, both Opterons attain better performance than a quad core Clovertown both within a single-socket, as well as in full-system (dual-socket) experiments. This was somewhat surprising as on paper, the Clovertown's FSB bandwidth is comparable to the Opteron's memory bandwidth.

Next we compare power efficiency – one of today's most important considerations in HPC acquisition – across our evaluated suite of multicore platforms. Fig. 6(b) shows the Mflop-to-Watt ratio based on the median matrix performance and the actual (sustained) full-system power consumption (Table 1) in lime green. Results show that the Cell blade leads in power efficiency. The cache based machines delivered significantly lower power efficiency with Barcelona leading the pack. Victoria Falls delivered the lower efficiency than the Santa Rosa Opteron despite delivering significantly better performance. Although the Victoria Falls system attains high performance and productivity, it comes with a price – power. Eight channels of FBDIMM drove sustained power to 610W for the best performing matrix. Thus, Victoria Falls's system efficiency for the SpMV kernel was marginal. The Clovertown delivered the poorest power efficiency because its high (relative) power and low (relative) performance. The Cell blade attains an approximate power efficiency advantage of  $2.7\times$ ,  $2.2\times$ ,  $4.9\times$ , and  $3.3\times$  compared with the Santa Rosa, Barcelona, Clovertown, and Victoria Falls (respectively). It should be noted that power was measured while sustaining peak performance. Several experiments showed that this power was often less than 20% higher than power for a naively parallelized implementation. As tuning often increased performance by more than 20%, we feel peak power efficiency is typical at peak performance.

## 6. Summary and conclusions

Our findings illuminate the architectural differences among one of the most diverse sets of multicore configurations considered in the existing literature, and speak strongly to the necessity of multicore-specific optimization over the use of existing off-the-shelf approaches to parallelism for multicore machines. We make several observations.

First, the “heavy-weight” out-of-order cores of the Santa Rosa, Barcelona, and Clovertown systems showed sub-linear improvement from one to two cores. These powerful cores are severely bandwidth starved. Significant additional performance was seen on the dual socket configurations when the aggregate bandwidth is doubled. This indicates that sustainable memory bandwidth may become a significant bottleneck as core count increases, and software designers should consider bandwidth reduction (e.g., symmetry, advanced register blocking,  $A^k$  methods [24]) as a key algorithmic optimization.

On the other hand, the two in-order “light-weight” cores in our study, Victoria Falls and Cell – although showing significant differences in architectural design and absolute performance – achieved high scalability across numerous cores at reasonable power demands. This observation is also consistent with the gains seen from each of our optimization classes; overall, the parallelization strategies provided significantly higher speedups than either code or data-structure optimizations. These results suggest that multicore systems should be designed to maximize sustained bandwidth and tolerate latency with increasing core count, even at the cost of single core performance.

Combined, this suggests that in a memory bandwidth starved multicore world, it is perfectly acceptable for hardware designers to choose simpler to implement, smaller, lower power, but more parallel architectures.

Our results also show that explicit DMA transfers can be an effective tool, allowing Cell to a very high fraction of the available memory bandwidth. Nevertheless, both massive multithreading, and effective prefetching are productive alternatives. However, the bandwidth in the coherency network is non-trivial and can be a significant performance bottleneck. The primary concern for microarchitects is the selection of an effective memory latency hiding paradigm.

Finally, our work compares a multicore-specific Pthreads implementation with a traditional MPI approach to parallelization across the cores. Results show that the Pthreads strategy, or threading in general, resulted in runtimes more than twice as fast as the message passing strategy. Although the details of the algorithmic and implementation differences must be taken into consideration, our study strongly points to the potential advantages of explicit multicore programming within and across SMP sockets.

In summary, our results show that matrix and platform dependent tuning of SpMV for multicore is at least as important as suggested in prior work [24]. Future work will include the integration of these optimizations into OSKI [12], as well as continued exploration of optimizations for SpMV and other important numerical kernels on the latest multicore systems.

## Acknowledgements

We would like to express our gratitude to both Forschungszentrum Jülich in der Helmholtz-Gemeinschaft for access to their 3.2 GHz Cell blades, Joshua Mora and Brian Waldecker at AMD for access to their Barcelona machines, and David Patterson and the University of California Berkeley for access to x86 and Niagara machines. All authors from Lawrence Berkeley National Laboratory were supported by the Office of Advanced Scientific Computing Research in the Department of Energy Office of Science under contract number DE-AC02-05CH11231.

## References

- [1] K. Asanovic, R. Bodik, B. Catanzaro, et al., The landscape of parallel computing research: a view from Berkeley, Technical Report UCB/Eecs-2006-183, EECS Department, University of California, Berkeley, December 2006.
- [2] D. Bailey, Little's law and high performance computing, RNR Technical Report, 1997.
- [3] S. Balay, W.D. Gropp, L.C. McInnes, B.F. Smith, Efficient management of parallelism in object oriented numerical software libraries, in: E. Arge, A.M. Bruaset, H.P. Langtangen (Eds.), *Modern Software Tools in Scientific Computing*, 1997, pp. 163–202.
- [4] G.E. Blelloch, M.A. Heroux, M. Zagha, Segmented operations for sparse matrix computations on vector multiprocessors, Technical Report CMU-CS-93-173, Department of Computer Science, CMU, 1993.
- [5] S. Borkar, Design challenges of technology scaling, *IEEE Micro* 19 (4) (1999) 23–29.
- [6] R. Geus, S. Röllin, Towards a fast parallel sparse matrix–vector multiplication, in: E.H. D'Hollander, J.R. Joubert, F.J. Peters, H. Sips (Eds.), *Proceedings of the International Conference on Parallel Computing (ParCo)*, Imperial College Press, 1999, pp. 308–315.
- [7] Xiaogang Gou, Michael Liao, Paul Peng, Gansha Wu, Anwar Ghuloum, Doug Carmean, Report on sparsematrix performance analysis, Intel Report, Intel, United States, 2008.
- [8] M. Gschwind, Chip multiprocessing and the cell broadband engine, in: *CF'06: Proceedings of the third Conference on Computing Frontiers*, New York, NY, USA, 2006, pp. 1–8.
- [9] M. Gschwind, H.P. Hofstee, B.K. Flachs, M. Hopkins, Y. Watanabe, T. Yamazaki, Synergistic processing in Cell's multicore architecture, *IEEE Micro* 26 (2) (2006) 10–24.
- [10] J.L. Hennessy, D.A. Patterson, *Computer Architecture: a Quantitative Approach*, fourth ed., Morgan Kaufmann, San Francisco, 2006.
- [11] E.J. Im, K. Yelick, R. Vuduc, Sparsity: optimization framework for sparse matrix kernels, *International Journal of High Performance Computing Applications* 18 (1) (2004) 135–158.
- [12] Ankit Jain, pOSKI: an extensible autotuning framework to perform optimized SpMVs on multicore architectures, Technical Report (pending), MS Report, EECS Department, University of California, Berkeley, 2008.
- [13] Kornilios Kourtis, Georgios I. Goumas, Nectarios Koziris, Optimizing sparse matrix–vector multiplication using index and value compression, In *Conf. Computing Frontiers* (2008) 87–96.
- [14] B.C. Lee, R. Vuduc, J. Demmel, K. Yelick, Performance models for evaluation and automatic tuning of symmetric sparse matrix–vector multiply, in: *Proceedings of the International Conference on Parallel Processing*, Montreal, Canada, August 2004.
- [15] J. Mellor-Crummey, J. Garvin, Optimizing sparse matrix vector multiply using unroll-and-jam, in: *Proceedings of the LACSI Symposium*, Santa Fe, NM, USA, October 2002.
- [16] R. Nishtala, R. Vuduc, J.W. Demmel, K.A. Yelick, When cache blocking sparse matrix vector multiply works and why, *Applicable Algebra in Engineering, Communication, and Computing* 1 (2007).
- [17] A. Pinar, M. Heath, Improving performance of sparse matrix–vector multiplication, in: *Proceedings of the Supercomputing*, 1999.
- [18] D.J. Rose, A graph-theoretic study of the numerical solution of sparse positive definite systems of linear equations, *Graph Theory and Computing* (1973) 183–217.

- [19] Michelle Mills Strout, Larry Carter, Jeanne Ferrante, Barbara Kreaseck, Sparse tiling for stationary iterative methods, *International Journal of High Performance Computing Applications* 18 (1) (2004) 95–114.
- [20] O. Temam, W. Jalby, Characterizing the behavior of sparse algorithms on caches, in: *Proceedings of the Supercomputing*, 1992.
- [21] S. Toledo, Improving memory-system performance of sparse matrix–vector multiplication, in: *Eighth SIAM Conference on Parallel Processing for Scientific Computing*, March 1997.
- [22] B. Vastenhouw, R.H. Bisseling, A two-dimensional data distribution method for parallel sparse matrix–vector multiplication, *SIAM Review* 47 (1) (2005) 67–95.
- [23] R. Vuduc, Automatic performance tuning of sparse matrix kernels, PhD Thesis, University of California, Berkeley, Berkeley, CA, USA, December 2003.
- [24] R. Vuduc, J.W. Demmel, K.A. Yelick, OSKI: a library of automatically tuned sparse matrix kernels, in: *Proceedings of the SciDAC 2005*, *Journal of Physics: Conference Series*, San Francisco, CA, June 2005.
- [25] R. Vuduc, A. Gyulassy, J.W. Demmel, K.A. Yelick, Memory hierarchy optimizations and bounds for sparse  $A^T Ax$ , in: *Proceedings of the ICCS Workshop on Parallel Linear Algebra*, volume LNCS, Melbourne, Australia, June 2003, Springer.
- [26] R. Vuduc, S. Kamil, J. Hsu, R. Nishtala, J.W. Demmel, K.A. Yelick, Automatic performance tuning and analysis of sparse triangular solve, in: *ICS 2002: Workshop on Performance Optimization via High-Level Languages and Libraries*, New York, USA, June 2002.
- [27] J.B. White, P. Sadayappan, On improving the performance of sparse matrix–vector multiplication, in: *Proceedings of the International Conference on High-Performance Computing*, 1997.
- [28] J. Willcock, A. Lumsdaine, Accelerating sparse matrix computations via data compression, in: *Proceedings International Conference on Supercomputing (ICS)*, Cairns, Australia, June 2006.
- [29] J.W. Willenbring, A.A. Anda, M. Heroux, Improving sparse matrix–vector product kernel performance and availability, in: *Proceedings of the Midwest Instruction and Computing Symposium*, Mt. Pleasant, IA, 2006.
- [30] S. Williams, L. Oliker, R. Vuduc, J. Shalf, K. Yelick, J. Demmel, Optimization of sparse matrix–vector multiplication on emerging multicore platforms, in: *Proceedings of the Supercomputing*, 2007.
- [31] S. Williams, J. Shalf, L. Oliker, S. Kamil, P. Husbands, K. Yelick, Scientific computing kernels on the cell processor, *International Journal of Parallel Programming* 35 (3) (2007) 263–298.